

# DW70 CALPELLA N11P-GE1 Schematics

## uFCPGA Mobile Arrandale/Clarksville

### Intel Ixex Peak-M

2009-02-03

REV : -1

*DY : Nopop Component*


*UMA : Pop when schematic is UMA*

*DIS : Pop when schematic is DIS*

*ARD : Pop when schematic is Arrandale*


*CFD : Pop when schematic is Clarksville*



CFD DIS

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Cover Page</b>			
Size Custom	Document Number <b>Vostro Calpella</b>	Rev <b>-1</b>	
Date: Thursday, February 04, 2010		Sheet 1 of 95	


# Winery CALPELLA Block Diagram

Project code : 91.4RU01.001  
Part Number : 48.4RU06.0SA  
PCB P/N : 09290  
Revision : -1







PCH SMBus Block Diagram




KBC SMBus Block Diagram




VGA SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram



Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> <b>Default Mode:</b> Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	<b>Default Mode:</b> Internal pull-up. <b>Low (0) = Top Block Swap Mode</b> Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	<b>High (1) = Integrated VRM is enabled</b> <b>Low (0) = Integrated VRM is disabled</b> <b>Note:</b> CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	<b>Default (SPI):</b> Leave both GNT0# and GNT1# floating. No pull up required. <b>Boot from PCI:</b> Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. <b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	<b>Default - Internal pull-up.</b> <b>Low (0)=</b> Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	<b>Enable Intel Anti-Theft Technology:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Intel Anti-Theft Technology:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Intel Anti-Theft Technology:</b> Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor.(CRB has it pulled up with 1-kΩ no-stuff resistor) <b>Disable Intel Anti-Theft Technology:</b> Leave floating. (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	<b>Low (0)-</b> Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. <b>High (1)-:</b> Security measure defined in the Flash Descriptor will be enabled.  Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. CRB recommends 1-kΩ pull-down for FD Override. <b>Notes:</b> is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	<b>Low (0)-</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality <b>High (1)-:</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality <b>Note:</b> This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	<b>Default = Do not connect (floating). Internal pull-up.</b> High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing


LANE1	NC
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	Card reader
LANE5	New Card

USB Table



USB	
Pair	Device
0	USB1 > LAN BOARD
1	USB4 > LAN BOARD
2	USB2 > M/B
3	USB3 > M/B
4	USB for ESATA
5	RESERVED
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Touch Panel
10	Biometric
11	CAMERA
12	New Card
13	WLAN

Calpella Schematic Checklist Rev.1\_6

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1



VGA_27M	R706	R710
SS	DY	Mount
NON-SS	Mount	DY



FSC	0	1
SPEED	133MHz (Default)	100MHz

CFD DIS

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

**Clock Generator SLG8SP585**



Size Document Number Rev

**Vostro Calpella** -1

Date: Thursday, February 04, 2010 Sheet 7 of 95











Normal			
	R919	R920	R977
AUB	1.27k	3k 64.30015.6DL	1.6k(DY)
CFD	1.1k	3k 64.30015.6DL	1.5k(DY)

**S3 Power Reduction circuit**


	R919	R920	R977
AUB	1.1k(DY)	0.75k 64.75005.6DL	1.6k
CFD	1.1k(DY)	0.75k 64.75005.6DL	1.5k









CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	<p>Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.</p> <p>Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and signaling report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.</p>



# PROCESSOR CORE POWER

Clarksfield = 52A

Arrandale = 48A




1.1V RAIL POWER

CPU CORE SUPPLY

CPU VID

SENSE LINES



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are  
Arrandale VTT=1.05V;  
Clarksfield VTT=1.1V

DIS(Clarksfield +1.05V\_VTT) = 14.4A

DIS(Arrandale +1.05V\_VTT) = 20.95A

UMA(Arrandale +1.05V\_VTT) = 19.84A





CFD DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				
CPU (VCC CORE)				
Size	Document Number			Rev
Date: Thursday, February 04, 2010			Sheet 12 of 95	
Vostro Calpella			-1	

Please note that the VTT Rail Values are  
Arrandale VTT=1.05V;  
Clarksfield VTT=1.1V




2009/08/12  
Follow Intel "425302\_Calpepla\_S3PowerReduction\_WhitePaper\_Rev0.9.pdf" document.

VCC\_AXG\_SENSE 53  
VSS\_AXG\_SENSE 53

GFX\_VID0 53  
GFX\_VID1 53  
GFX\_VID2 53  
GFX\_VID3 53  
GFX\_VID4 53  
GFX\_VID5 53  
GFX\_VID6 53

GFX\_VR\_EN 53  
TP GFX DPRSLPVR1  
TP1303 Do Not Stuff

GFX\_VR\_EN 53  
GFX\_IMON 53



X01  
2009/10/22

+1.05V\_VTT

VTT0  
VTT0  
VTT0  
VTT0

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1



VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1

VTT1  
VTT1  
VTT1  
VTT1



CFD DIS

(Blank)

(Blank)

CFD DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number

Rev  
-1

Date: Thursday, February 04, 2010


Sheet 16 of 95

**Reserved**  
**Vostro Calpella**




(Blank)

CFD DIS

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>(Reserve)</b>			
Size A3	Document Number		Rev -1
Date: Thursday, February 04, 2010	Sheet	17	of 95











X01  
2009/10/20



Option to "Disable" clkrun.  
Pulling it down will keep the clks running.






D

C

B

A



X02  
2009/11/14

X02  
2009/12/04

2010/01/04

CFD DIS

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**PCH (DM I/FDI/PM)**

Size

Document Number

Rev


**-1**

Date: Thursday, February 04, 2010

Sheet 22 of 95





















CFD DIS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (VSS)**


Size	Document Number	Rev
		<b>-1</b>

Date: Thursday, February 04, 2010 Sheet 28 of 95


**Vostro Calpella**

(Blank)

CFD DIS

		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number <b>Vostro Calpella</b>		Rev <b>-1</b>
Date:	Thursday, February 04, 2010		Sheet 29 of 95

**SSID = AUDIO**



(Blank)

( Blank )

CFD DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Vostro Calpella**

Rev  
**-1**

Date: Thursday, February 04, 2010


Sheet 32 of 95

**Reserve**



( Blank )


CFD DIS

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>(Reserve)</b>			
Size	Document Number		Rev
Custom	<b>Vostro Calpella</b>		<b>-1</b>
Date:	Thursday, February 04, 2010		Sheet 33 of 95

( Blank )

(Blank)

CFD DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**Vostro Calpella**


Date: Thursday, February 04, 2010

Sheet 35 of 95


Rev

-1

**(Reserve)**



CFD DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM

Size  
Custom

Document Number  
**Vostro Calpella**

Rev  
**-1**


Date: Thursday, February 04, 2010Sheet 36 of 95



(Blank)

# SSID = Thermal


## 1. CPU System Sensor



### Layout notice:


H\_THERMDA, H\_THERMDC routing together,  
Trace width / Spacing = 10 / 10 mil

## 2. GPU Sensor (DIS)



### Layout notice :


Both VGA\_THERMDA and THERMDC routing  
10 mil trace width and 10 mil spacing.



### Layout notice :

Both DN3 and DP3 routing 10 mil  
trace width and 10 mil spacing.

## 32K suspend clock output



GND = Channel 1  
OPEN = Channel 3  
+3.3V = Disabled

GND = Fan is OFF  
OPEN = Fan is at 60% full-scale  
+3.3V = Fan is at 75% full-scale

EMC2102

EMC2102-D2K-GP

GND = Internal Oscillator Selected  
+3.3V = External 32.768kHz Clock Selected


TRIP\_SET Pin Voltage  
 $V\_DEGREE = (((Degree - 75) / 21))$   
T8 shutdown is set 88 deg-C.

CFD DIS

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Thermal/Fan Controller EMC2102</b>			
Size Custom	Document Number	Rev -1	
Date: Thursday, February 04, 2010		Sheet 39	of 95

SSID = User.Interface

## Free Fall Sensor



Note  
(1) Keep all signals are the same trace width. (included VDD, GND).  
(2) No VIA under IC bottom.

CFD DIS




( Blank )




SSID = PWR.Support

DCin CONN




AFTP4304 1 +DC\_IN  
AFTP4305 1 PS\_ID\_R  
AFTP4306 1 GND





CFD DIS

X02  
2009/12/06




## 2009/08/03





DIS(Clarksfied)  
Design Current =6.58A  
10.34A<OCP<12.23A  
DIS(Auburndale)  
Design Current =6.76A  
10.61A<OCP<12.54A  
UMA(Auburndale)  
Design Current =5.58A  
8.77A<OCP<10.36A  
X02  
2009/12/06  
For EMI request





TP851125	RT8205B
PR4622	DY
	ASM




2009/10/21 X01

TP851125:0R33/63.00000.00L	RT8205B :4R7/64.4R705.55L
----------------------------	---------------------------

2009/10/21 X01



DIS(Clarksfied)  
Design Current =8.53A  
13.41A<OCP< 15.84A  
DIS(Auburndale)  
Design Current =8.53A  
13.41A<OCP< 15.84A  
UMA(Auburndale)  
Design Current =8.53A  
13.41A<OCP< 15.84A



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 3.3UH PCMB104T-3R3MS Cyntec 11.8mohm Isat =16Arms 68.3R310.20C  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEPSLS20J107M(45)8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
H/S: SIS412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037  
L/S: SI7716ADN/ 13.5mohm/16.5mohm@4.5Vgs/ 84.07716.037

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: PCMC104T-2R2MN Cyntec 7 mohm Isat =27Arms 68.2R210.20C  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEPSLS20J107M(45)8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
H/S: SIS412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037  
L/S: SI7716ADN/ 13.5mohm/16.5mohm@4.5Vgs/ 84.07716.037

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz


SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only
EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit




CFD DIS



**Wistron Corporation**  
21F, 8R, Sec.1, Hsin Tu Wu Rd, Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.

Title		
RT8205B_5V/3D3V		
Size	Document Number	Rev
Custpm	DW Calpella	-1
Date: Thursday, February 04, 2010	Sheet 46 of 95	





DIS(Clarksfield)  
Design Current = 34A  
Peak Current=52A  
62.4A<OCP<72.8A

DIS(Auburndale)  
Design Current = 34A  
Peak Current=48A  
57.6A<OCP< 67.2A

UMA(Auburndale)  
Design Current = 34A  
Peak Current=48A  
57.6A<OCP< 67.2A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A  
O/P cap: 330U 2V EEFSX0D221E7 6mOhm 3.0Arms Panasonic/79.33719.20L  
O/P cap: 220U 2V EEFSX0D331XE 7mOhm 3.4Arms Panasonic/79.22719.90L  
H/S: SI7686DP/ POWERPAK-8/ 11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
L/S: SIr460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
Freq=300KHz@PER PHASE

CFD DIS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **ISL62883\_CPU\_CORE\_2/2**

Size	Document Number	Rev
Custom	<b>DW Calpella</b>	<b>-1</b>

Date: Thursday, February 04, 2010 Sheet 48 of 95



# TPS51218 for +1.05V/+1.1V\_VTT



DIS(Clarksfield 1.1V\_RUN)  
Design Current = 14.4A  
19.8A<OCP<23.4A

DIS(Arrandale 1.05V\_VCCP)  
Design Current = 20.95A  
28.8A<OCP<34.04A

UMA(Arrandale 1.05V\_VCCP)  
Design Current = 19.84A  
27.28A<OCP<32.24A

2009/08/16 9.37.50 TT\_PWRGD

50.51.52 RUNPWOK

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

2009/08/16

**Frequency setting**  
470K -->290KHz  
200K -->340KHz  
100K -->380KHz  
39K -->430KHz

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D  
Inductor: 1.5uH PCMC104T-R56MN Cyntec DCR:4.2mohm Isat=33Arms 68.R5610.10J  
O/P cap: 330U 2.5V EEPX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01  
H/S: S17686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
L/S: S1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

PR4910	Vout=0.704V*(R1+R2)/R2
ARD	DY Vout=1.05V
CFD	ASM Vout=1.1V

CFD DIS


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title: **TPS51218 +1.05V\_VTT**

Size: Custom Document Number: **DJ1 Discrete** Rev: -1

Date: Thursday, February 04, 2010 Sheet: 49 of 95

SSID = PWR.Plane.Regulator\_1p5v0p75v




Design Current = 0.7A


State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10u 25V K1206 X5R/ 78.10622.52L  
Inductor: 1.0uH POC104T-1R0MN Cyntec DCR:3.5mohm Isat=40Arms 68.1R01A.20A  
O/P cap: 330u 2V EEF5X0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01  
O/P cap: 220u 2V EEF5X0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L  
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
L/S: SI460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
Switching freq-->400KHz



425302\_425302\_Calpella\_S3PowerReduction\_WhitePape Revision 0.9




DIS(Clarksfield)  
Design Current = 14.52A  
22.82A<OCP<26.97A


DIS(Auburndale)  
Design Current = 12.42A  
19.52A<OCP<23.07A

UMA(Auburndale)  
Design Current = 8.51A  
13.37A<OCP<15.8A

Design Current = 0.7A



Close to VFB Pin (pin5)




CFD DIS

<b>DELL</b> Wistron Corporation	
21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>TPSS51116 +1.5V_SUS</b>	
Size Custom	Document Number <b>DW Calpella</b>
Date: Thursday, February 04, 2010	Sheet 50 of 95

SSID = PWR.Plane.Regulator\_1p8v

## APL5930 for +1.8V\_RUN




CFD DIS

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>APL5930 +1.8V RUN</b>			
Size	Document Number	Rev	
A3	<b>DW Calpella</b>	-1	
Date:	Thursday, February 04, 2010	Sheet	51 of 95






## SSID = VIDEO




## LVDS CONNECTOR




SSID = Inverter

## INVERTER POWER





**SSID = VIDEO**

## LCD POWER





**SSID = VIDEO**



**Layout Note:**


- \*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- \* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



**20.20401.015**

C5502 Do Not Stuff  
C5504 Do Not Stuff



- AFTP5503 1 +5V\_CRT\_RUN
- AFTP5501 1 DDC\_DATA\_CON
- AFTP5509 1 DDC\_CLK\_CON
- AFTP5507 1 CRT\_R
- AFTP5506 1 CRT\_G
- AFTP5508 1 CRT\_B
- AFTP5504 1 JVGA\_HS
- AFTP5505 1 JVGA\_VS



**UMA/DIS CRT DDC CLK/DAT select circuit**

21,54,57 EDID\_SELECT# >>> EDID\_SELECT#

H=>B1 -iGPU PCH (UMA)  
L=>B0 -dGPU GPU (DIS)




CFD DIS

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**  
Size: A3 Document Number: **Vostro Calpella** Rev: -1  
Date: Thursday, February 04, 2010 Sheet 55 of 95

( Blank )



CFD DIS

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>(Reserve)</b>			
Size	Document Number		Rev
Custom	<b>Vostro Calpella</b>		<b>-1</b>
Date:	Thursday, February 04, 2010		Sheet 56 of 95






X02  
2009/12/02




SKT-HDMI19P-25-GP

22.10296.061

### HDMI level shift circuit



### UMA/DIS HDMI Detection select circuit




X02  
2009/12/06

CFD DIS


			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>HDMI Connector</b>					
Size	Document Number				Rev
A3	Vostro Calpella				-1
Date: Thursday, February 04, 2010		Sheet 57		of 95	

### Close PCH

### Close GPU





### UMA/DIS HDMI DDC CLK/DAT select circuit



X02  
2009/12/06

X02  
2009/12/06


21,54,55 EDID\_SELECT#>>> EDID\_SELECT#  
H=>B1 -iGPU PCH (UMA)  
L=>B0 -dGPU GPU (DIS)



X02  
2009/12/06

SSID = Thermal

## Fan Connector




CFD DIS

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>58_FAN</b>	
Size A3	Document Number	Date: Thursday, February 04, 2010	Rev -1
Sheet 58 of 95			

SSID = SATA


## ODD Connector




SSID = SATA

## SATA HDD Connector


-1  
2010/01/07



Close to CONN  
5v power pin



Close to CONN  
3.3v power pin



CFD DIS




Title			
HDD/ODD Connector			
Size	Document Number	Rev	
A3	Vostro Calpella	-1	
Date:	Thursday, February 04, 2010	Sheet	59 of 95

SSID = AUDIO

# Speaker Connector

X02  
2009/12/07



CFD DIS




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Speaker/HP/MIC Jack	
Size	Document Number	Rev		
A3	Vostro Calpella	-1		
Date:	Thursday, February 04, 2010	Sheet	60	of 95

(Blank)

CFD DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Vostro Calpella**

Date: Thursday, February 04, 2010


**(Reserve)**

Rev  
**-1**

Sheet 61 of 95


SSID = Flash.ROM

## SPI FLASH ROM (256K Bytes) for KBC




SSID = RBATT

## RTC Connector



## SPI FLASH ROM (4M Bytes) for PCH



CFD DIS


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			EEPROM/RTC Connector	
Size	Document Number	Rev		
A3	Vostro Calpella	-1		
Date: Thursday, February 04, 2010		Sheet	62	of 95



SSID = Wireless

## Mini Card Connector(802.11a/b/g/n)



CFD DIS




Title			
<b>MINICARD(WLAN)/ITP CONN</b>			
Size	Document Number		Rev
A3	<b>Vostro Calpella</b>		-1
Date:	Thursday, February 04, 2010	Sheet 64 of 95	



( Blank )

CFD DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Vostro Calpella**

Rev  
**-1**

Date: Thursday, February 04, 2010

Sheet 65 of 95


# For LED & Capacity board:

LED Type	Color	Power rail
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN WIMAX LED	White	RUN


# For IO board:

LED Type	Color	Power rail
PWR LED2	White(Multi-color)	ALW
BATTERY LED2	Amber(Multi-color)	ALW
	White(Multi-color)	ALW

## PWR BTN LED




## SCRLK LED




## CAPS LED




## NUM LED




## Bluetooth LED




## WLAN LED



## HD LED



## Power & Battery LED



CFD DIS




Title		
LED		
Size	Document Number	Rev
A3	Vostro Calpella	-1
Date: Thursday, February 04, 2010		
Sheet 66 of 95		


(Blank)

SSID = KBC


## Internal KeyBoard Connector



## KB Backlight CONN




Place near CON5



AFTP6833 1 +5V\_RUN  
AFTP6832 1 CN7\_P2  
AFTP6834 1 KB\_BL\_DET#  
AFTP6861 1 KB\_BL\_CTRL#

SSID = Touch.Pad


## TouchPad Connector




CFD DIS

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,		Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Keyboard/Touch Pad			
Size	Document Number	Rev	
Custom	Vostro Calpella	-1	
Date:	Thursday, February 04, 2010	Sheet	68 of 95

Hall Sensor Connector




CFD DIS

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Hall sensor</b>			
Size A3	Document Number	Rev	
	<b>Vostro Calpella</b>	<b>-1</b>	
Date: Thursday, February 04, 2010	Sheet 69	of 95	1

[illegible]

(Blank)

CFD DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Vostro Calpella**

Date: Thursday, February 04, 2010


**PX Swith-2**

Sheet 71 of 95

Rev  
-1

(Blank)

CFD DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Vostro Calpella**

Date: Thursday, February 04, 2010





**Braidwood**

Rev  
**-1**

Sheet 72 of 95




Camera Connector



CFD DIS

# UMA/DIS LVDS signal select circuit




FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMSn+ TMDSn- = ATMSn- TMDSCLK+ = ATMSCLK+ TMDSCLK- = ATMSCLK- BTMSn+ = High Impedance BTMSn- = High Impedance BTMSCLK+ = High Impedance BTMSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMSn+ TMDSn- = BTMSn- TMDSCLK+ = BTMSCLK+ TMDSCLK- = BTMSCLK- ATMSn+ = High Impedance ATMSn- = High Impedance ATMSCLK+ = High Impedance ATMSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK- TMDSCLK+ TMDSCLK-


FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMSn+ TMDSn- = ATMSn- TMDSCLK+ = ATMSCLK+ TMDSCLK- = ATMSCLK- BTMSn+ = High Impedance BTMSn- = High Impedance BTMSCLK+ = High Impedance BTMSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMSn+ TMDSn- = BTMSn- TMDSCLK+ = BTMSCLK+ TMDSCLK- = BTMSCLK- ATMSn+ = High Impedance ATMSn- = High Impedance ATMSCLK+ = High Impedance ATMSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK- TMDSCLK+ TMDSCLK-

## UMA/DIS CRT Hsync/Vsync select circuit




## UMA/DIS CRT signal select circuit




E	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

CFD DS

Close to connector





### UMA/DIS HDMI signal select circuit




Close to PCH

### UMA HDMI level shift circuit




CFD DIS

# LAN baord CON





Place near CON1



AFTP7664	1	+5V_ALW
AFTP7665	1	+3.3V_ALW
AFTP7666	1	+3.3V_RUN
AFTP7634	1	USB_PWR_EN#
AFTP7673	1	USB_OC#0_1
AFTP7633	1	USB_PN0
AFTP7638	1	USB_PP0
AFTP7648	1	USB_PN1
AFTP7649	1	USB_PP1
AFTP7655	1	GPIO_DSM
AFTP7633	1	PCIE_IRXP3_LRTXP3
AFTP7643	1	PCIE_IRXN3_LRTXN3
AFTP7643	1	PCIE_ITXP3_LRXP3
AFTP7643	1	PCIE_ITXN3_LRXN3
AFTP7643	1	CLK_PCIE_LAN
AFTP7643	1	CLK_PCIE_LAN#
AFTP7643	1	CLKREQ#_LAN
AFTP7643	1	PLT_RST#
AFTP7647	1	PM_LAN_ENABLE
AFTP7655	1	PCIE_WAKE#

## TPM board CON



AFTP7673	1	LPC_LAD0
AFTP7671	1	LPC_LAD1
AFTP7671	1	LPC_LAD2
AFTP7671	1	LPC_LAD3
AFTP7671	1	LPC_LFRAME#
AFTP7671	1	PLT_RST#
AFTP7671	1	INT_SERIRQ
AFTP7671	1	PCLK_TPM
AFTP7671	1	+3.3V_RUN


CFD DIS




Title			LAN Board Connector	
Size	Document Number	Rev		
A3	Vostro Calpella	-1		
Date:	Thursday, February 04, 2010	Sheet	76	of 95

-1



## Finger Printer Connector



## LED&Capacity board CONN



### Close to CON2




CFD DIS



<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Finger Printer</b>			
Size Custom	Document Number <b>Vostro Calpella</b>		Rev <b>-1</b>
Date: Thursday, February 04, 2010	Sheet 78	of	95

SSID = Mechanical







BOSS:




For CPU HOLE:



HOLE:




EMI Request







CFD DIS

SSID = VIDEO








# SSID = VIDEO




## +IFPAB\_IOVDD




## +IFPC\_IOVDD




## +IFPAB\_PLLVDD



## +IFPC\_PLLVDD





SSID = VIDEO

84.85 MDA[0..63]

UB001A

1 OF 16


89.90 MDC[0..63]

UB001B

2 OF 16

+3.3V\_RUN\_GPU

Strap pin define







Strap pin	Strap pin define	Default Setting	Resistor Value	
			Full-up	Pull-low
STRAP2	PCI_DEVID[3:0]	N11P-QE1 1 0 0 1 N10P-QE 1 0 0 0	R8305 N11P-QE1 10K ohm 5K ohm	R8316 DY
ROM_SI_GPU	RAM_CFG[3:0]	SAMSUNG 0 0 1 1 HYNIX 0 0 1 0	R8308 SAMSUNG 20K ohm HYNIX 15K OHM	

Strap pin resistor need use 1% resistor (NV Design Guide)



FB\_PU\_VDDQ+FB\_DLLAVDD=100mA

# SSID = VIDEO



CFD DS





1.5V\_RUN\_GPU

U850

K6 VDD0  
K7 VDD0  
N1 VDD0  
R8 VDD0  
B2 VDD0  
D9 VDD0  
R1 VDD0  
N6 VDD0  
A6 VDDQ  
A1 VDDQ  
C1 VDDQ  
C8 VDDQ  
D1 VDDQ  
E8 VDDQ  
F1 VDDQ  
H6 VDDQ  
H1 VREFDQ  
Z0 VREFDQ

U850

DQ0  
DQ1  
DQ2  
DQ3  
DQ4  
DQ5  
DQ6  
DQ7  
DQ8  
DQ9  
DQ10  
DQ11  
DQ12  
DQ13  
DQ14  
DQ15  
DQ16  
DQ17  
DQ18  
DQ19  
DQ20  
DQ21  
DQ22  
DQ23  
DQ24  
DQ25  
DQ26  
DQ27  
DQ28  
DQ29  
DQ30  
DQ31  
DQ32  
DQ33  
DQ34  
DQ35  
DQ36  
DQ37  
DQ38  
DQ39  
DQ40  
DQ41  
DQ42  
DQ43  
DQ44  
DQ45  
DQ46  
DQ47  
DQ48  
DQ49  
DQ50  
DQ51  
DQ52  
DQ53  
DQ54  
DQ55  
DQ56  
DQ57  
DQ58  
DQ59  
DQ60  
DQ61  
DQ62  
DQ63  
DQ64  
DQ65  
DQ66  
DQ67  
DQ68  
DQ69  
DQ70  
DQ71  
DQ72  
DQ73  
DQ74  
DQ75  
DQ76  
DQ77  
DQ78  
DQ79  
DQ80  
DQ81  
DQ82  
DQ83  
DQ84  
DQ85  
DQ86  
DQ87  
DQ88  
DQ89  
DQ90  
DQ91  
DQ92  
DQ93  
DQ94  
DQ95  
DQ96  
DQ97  
DQ98  
DQ99  
DQ100  
DQ101  
DQ102  
DQ103  
DQ104  
DQ105  
DQ106  
DQ107  
DQ108  
DQ109  
DQ110  
DQ111  
DQ112  
DQ113  
DQ114  
DQ115  
DQ116  
DQ117  
DQ118  
DQ119  
DQ120  
DQ121  
DQ122  
DQ123  
DQ124  
DQ125  
DQ126  
DQ127  
DQ128  
DQ129  
DQ130  
DQ131  
DQ132  
DQ133  
DQ134  
DQ135  
DQ136  
DQ137  
DQ138  
DQ139  
DQ140  
DQ141  
DQ142  
DQ143  
DQ144  
DQ145  
DQ146  
DQ147  
DQ148  
DQ149  
DQ150  
DQ151  
DQ152  
DQ153  
DQ154  
DQ155  
DQ156  
DQ157  
DQ158  
DQ159  
DQ160  
DQ161  
DQ162  
DQ163  
DQ164  
DQ165  
DQ166  
DQ167  
DQ168  
DQ169  
DQ170  
DQ171  
DQ172  
DQ173  
DQ174  
DQ175  
DQ176  
DQ177  
DQ178  
DQ179  
DQ180  
DQ181  
DQ182  
DQ183  
DQ184  
DQ185  
DQ186  
DQ187  
DQ188  
DQ189  
DQ190  
DQ191  
DQ192  
DQ193  
DQ194  
DQ195  
DQ196  
DQ197  
DQ198  
DQ199  
DQ200  
DQ201  
DQ202  
DQ203  
DQ204  
DQ205  
DQ206  
DQ207  
DQ208  
DQ209  
DQ210  
DQ211  
DQ212  
DQ213  
DQ214  
DQ215  
DQ216  
DQ217  
DQ218  
DQ219  
DQ220  
DQ221  
DQ222  
DQ223  
DQ224  
DQ225  
DQ226  
DQ227  
DQ228  
DQ229  
DQ230  
DQ231  
DQ232  
DQ233  
DQ234  
DQ235  
DQ236  
DQ237  
DQ238  
DQ239  
DQ240  
DQ241  
DQ242  
DQ243  
DQ244  
DQ245  
DQ246  
DQ247  
DQ248  
DQ249  
DQ250  
DQ251  
DQ252  
DQ253  
DQ254  
DQ255  
DQ256  
DQ257  
DQ258  
DQ259  
DQ260  
DQ261  
DQ262  
DQ263  
DQ264  
DQ265  
DQ266  
DQ267  
DQ268  
DQ269  
DQ270  
DQ271  
DQ272  
DQ273  
DQ274  
DQ275  
DQ276  
DQ277  
DQ278  
DQ279  
DQ280  
DQ281  
DQ282  
DQ283  
DQ284  
DQ285  
DQ286  
DQ287  
DQ288  
DQ289  
DQ290  
DQ291  
DQ292  
DQ293  
DQ294  
DQ295  
DQ296  
DQ297  
DQ298  
DQ299  
DQ300  
DQ301  
DQ302  
DQ303  
DQ304  
DQ305  
DQ306  
DQ307  
DQ308  
DQ309  
DQ310  
DQ311  
DQ312  
DQ313  
DQ314  
DQ315  
DQ316  
DQ317  
DQ318  
DQ319  
DQ320  
DQ321  
DQ322  
DQ323  
DQ324  
DQ325  
DQ326  
DQ327  
DQ328  
DQ329  
DQ330  
DQ331  
DQ332  
DQ333  
DQ334  
DQ335  
DQ336  
DQ337  
DQ338  
DQ339  
DQ340  
DQ341  
DQ342  
DQ343  
DQ344  
DQ345  
DQ346  
DQ347  
DQ348  
DQ349  
DQ350  
DQ351  
DQ352  
DQ353  
DQ354  
DQ355  
DQ356  
DQ357  
DQ358  
DQ359  
DQ360  
DQ361  
DQ362  
DQ363  
DQ364  
DQ365  
DQ366  
DQ367  
DQ368  
DQ369  
DQ370  
DQ371  
DQ372  
DQ373  
DQ374  
DQ375  
DQ376  
DQ377  
DQ378  
DQ379  
DQ380  
DQ381  
DQ382  
DQ383  
DQ384  
DQ385  
DQ386  
DQ387  
DQ388  
DQ389  
DQ390  
DQ391  
DQ392  
DQ393  
DQ394  
DQ395  
DQ396  
DQ397  
DQ398  
DQ399  
DQ400  
DQ401  
DQ402  
DQ403  
DQ404  
DQ405  
DQ406  
DQ407  
DQ408  
DQ409  
DQ410  
DQ411  
DQ412  
DQ413  
DQ414  
DQ415  
DQ416  
DQ417  
DQ418  
DQ419  
DQ420  
DQ421  
DQ422  
DQ423  
DQ424  
DQ425  
DQ426  
DQ427  
DQ428  
DQ429  
DQ430  
DQ431  
DQ432  
DQ433  
DQ434  
DQ435  
DQ436  
DQ437  
DQ438  
DQ439  
DQ440  
DQ441  
DQ442  
DQ443  
DQ444  
DQ445  
DQ446  
DQ447  
DQ448  
DQ449  
DQ450  
DQ451  
DQ452  
DQ453  
DQ454  
DQ455  
DQ456  
DQ457  
DQ458  
DQ459  
DQ460  
DQ461  
DQ462  
DQ463  
DQ464  
DQ465  
DQ466  
DQ467  
DQ468  
DQ469  
DQ470  
DQ471  
DQ472  
DQ473  
DQ474  
DQ475  
DQ476  
DQ477  
DQ478  
DQ479  
DQ480  
DQ481  
DQ482  
DQ483  
DQ484  
DQ485  
DQ486  
DQ487  
DQ488  
DQ489  
DQ490  
DQ491  
DQ492  
DQ493  
DQ494  
DQ495  
DQ496  
DQ497  
DQ498  
DQ499  
DQ500  
DQ501  
DQ502  
DQ503  
DQ504  
DQ505  
DQ506  
DQ507  
DQ508  
DQ509  
DQ510  
DQ511  
DQ512  
DQ513  
DQ514  
DQ515  
DQ516  
DQ517  
DQ518  
DQ519  
DQ520  
DQ521  
DQ522  
DQ523  
DQ524  
DQ525  
DQ526  
DQ527  
DQ528  
DQ529  
DQ530  
DQ531  
DQ532  
DQ533  
DQ534  
DQ535  
DQ536  
DQ537  
DQ538  
DQ539  
DQ540  
DQ541  
DQ542  
DQ543  
DQ544  
DQ545  
DQ546  
DQ547  
DQ548  
DQ549  
DQ550  
DQ551  
DQ552  
DQ553  
DQ554  
DQ555  
DQ556  
DQ557  
DQ558  
DQ559  
DQ560  
DQ561  
DQ562  
DQ563  
DQ564  
DQ565  
DQ566  
DQ567  
DQ568  
DQ569  
DQ570  
DQ571  
DQ572  
DQ573  
DQ574  
DQ575  
DQ576  
DQ577



# SSID = PWR.Plane.Regulator\_GFX

$$V_{out} = 0.704V * (R1 + R2) / R2$$

DIS  
Thermal Design Current = 21.5A  
Max Current = 31.66A  
34.83A < OCP < 41.16A

Frequency setting  
470K --> 290KHz  
200K --> 340KHz  
100K --> 380KHz  
39K --> 430KHz

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	0.96V
H	L	0.88V
L	L	0.8V


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A  
O/P cap: 330U 2V EEP5X0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01  
L/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
Switching freq-->350KHz

CFD DIS 2009/08/26

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien Z21, Taiwan, R.O.C.


Title  
**TPS51218 +VCC GFX CORE**  
Size Document Number Rev  
Custom **DW Calpella (Discrete)** -1  
Date: Thursday, February 04, 2010 Sheet 86 of 95

### +3.3V\_RUN\_GPU




Added +1.05V\_GFX\_PCIE, +1.5V\_RUN\_GPU power switch 2009/05/25

### +1.05V\_GFX\_PCIE:




### +1.5V\_RUN\_GPU:



### +1.8V\_RUN\_GPU

### RT9025 for +1.8V\_RUN\_GPU



Added +1.8V\_RUN\_GPU 2009/07/17

CFD DIS

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.	
File	<b>LDO 1.8V</b>		
Size	Document Number		Rev
Custm	<b>Vostro Calpella</b>		<b>-1</b>
Date	Thursday, February 04, 2010	Sheet	87 of 95

Item		Page#	Date	Request By	Issue description	Solution Description	Rev.
1	20	2009/10/23	EMI			CRT RGB signal serics 0 ohm resistor at PCH side for EMI request.	SB
2	55	2009/10/22	EMI			CRT RGB signal serics 0 ohm resistor at connector side for EMI request.	SB
3	63	2009/10/23	EMI			Add USB2 and USB3 common choke for EMI request.	SB
4	73	2009/10/23	EMI			Add 0.1UF on EC7304 for EMI request	SB
5	43	2009/12/06	EMI			Add 0.1UF on PC4303 for EMI request	SC
6	46	2009/12/06	EMI			Add 0.1UF on PC4610 and PC4616 for EMI request	SC
7	49	2009/12/06	EMI			Add 0.1UF on PC4912 for EMI request	SC
8	52	2009/12/06	EMI			Add 0.1UF on PC5215 for EMI request	SC
9	73	2009/12/06	EMI			Add VARISTOR on EC7302 and EC7303 for EMI request.	SC
10	73	2009/12/06	EMI			Add camera USB port 11 common choke for EMI request.	SC
11	77	2009/12/06	EMI			Add 1000PF on WIRELESS_ON#/OFF for EMI request	SC
12	78	2009/12/08	EMI			Add 0.1UF on C7802 for EMI request	SC
13	79	2009/12/08	EMI			Add 0.1UF on +PWR_SRC, +DC_IN and KBC_PWR for EMI request	SC
14	23	2009/12/06	EMI			Change RN2304 from 0 ohm to 33 ohm for EMI request.	SC
15	55	2009/12/06	EMI			1. Change C5501, C5506 and C5508 from 8PF to 10PF for EMI request. 2. Change L5501, L5502 and L5503 from 22 ohm to 60 ohm for EMI request. 3. Change C5507, C5509 and C5512 from 8PF to 22PF for EMI request.	SC
16							
17							
18							
19							
20							
21							
22							

CFD DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change List-EMI

Size

Document Number

Custom

Vostro Calpella

Date

Thursday, February 04, 2010

Sheet

88


of

95



Rev  
-1




# SSID = VIDEO



64X16 SAMSUNG K4W1G1646E-HC12 P/N:72.41164.H0U  
64X16 HYNIX H5T1G63BFR-12C P/N:72.51G63.C0U



SSID = VIDEO



Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	46	2009/10/21	Power Team		Change PU4603 from TP851125 to RT8205B.	SB
2	46	2009/10/21	Power Team		Net 51125_EN connect PR4622 to +PWR_SRC for RT8205B.	SB
3	46	2009/10/21	Power Team		PR4604 and PR4605 add 4.7ohm for RT8205B.	SB
4	46	2009/10/21	Power Team		Mount PR4607 and PC4621.	SB
5	52	2009/10/21	Power Team		Chagne PR5211 to 19.6K ohm for OCP seting.	SB
6	53	2009/10/21	Power Team		PR5328 change to 60.4Kohm for load line.	SB
7	53	2009/10/21	Power Team		PC5318 change to 560pF for transient response.	SB
8	53	2009/10/21	Power Team		PC5307 change to 68nF for Intel spec.	SB
9	53	2009/10/21	Power Team		Remove Ouput Gap PG5301 PG5304 PG5306 PG5308 PG5310~PG5318 and PG5321.	SB
10	53	2009/10/21	Power Team		Mount PR5317 and PC5315	SB
11	46	2009/12/11	Power Team		POP PR4619 and Dummy PR4618 to improve +15V_Pump Power On issue.	SC
12	47	2009/12/11	Power Team		PR4796 change from 768ohm to 715ohm (64.71505.6DL).	SC
13	47	2009/12/11	Power Team		PR4780 change from 2.37Kohm to 2.2Kohm(64.22015.6DL).	SC
14						
15						
16						
17						
18						
19						
20						
21						
22						
23						

CFD DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipai Hsien 221, Taiwan, R.O.C.

Title

Change List-Power

Size

Document Number

Customer

Vostro Calpella

Date

Thursday, February 04, 2010

Sheet

91

of


95

Rev

-1

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	25	2009/10/12	EE		Change DGPU_PRSNT# from pull high to pull low for DIS.	SB
2	30	2009/10/12	EE		Change CODEC from 91HD81 to 92HD79.	SB
3	37	2009/10/12	EE		Add R3729 pull low resistor for SW_UMA_ID for UMA.	SB
4	37	2009/10/12	EE		Dummy R3708 and mount R3701 for board ID change.	SB
5	54	2009/10/12	EE		Add R5415 100 ohm resistor for KBC ESD.	SB
6	68	2009/10/12	EE		Remove Keyboard EMI cap.	SB
7	37	2009/10/12	EE		Added Switchable Detection circuit Pull Low for UMA and ARD DIS. Pull High for CFD.	SB
8	78	2009/10/12	ME		Change CON3(Finger Printer CONN) to 20.K0315.005.	SB
9	68	2009/10/12	ME		Change TPAD1(Touch PAD CONN) to 20.K0320.004.	SB
10	79	2009/10/12	ME		Change H11 to BOSS5 (PN:34.4CK01.001) for DIS.	SB
11	23	2009/10/13	EE		Added 25M Crystal for DCI ( DisplayClock_Integration ). For UMA and ARD DIS.	SB
12	25	2009/10/13	EE		Swapped Q2515 C,E Pin ,For correct.	SB
13	64	2009/10/13	ME		Change WLAN connector to 62.10043.841.	SB
14	24	2009/10/13	EE		Add 22 ohm resistances at LPC BUS.	SB
15	81	2009/10/13	EE		Connect AC_PRESENT_EC to GPU GPIO12.	SB
16	27	2009/10/20	EE		Change L2701 , L2704 for update component.	SB
17	21,23	2009/10/20	EE		Changed EDID_SELECT# pin from PCH_GPIO66 to PCH_GPIO5 for fixed gitch.	SB
18	54	2009/10/20	EE		Change Q5401 from 84.03456.C3D to 84.03456.D3D.	SB
19	18,19	2009/10/20	EE		Add 4.7UF at DIMM1 and DIMM2 VREF voltage for noise over SPEC.	SB
20	22	2009/10/20	EE		Added 3V_5V_POK to control resume reset sequence prevent RTC data loss	SB
21	37	2009/10/20	EE		Update 10mW circuit.	SB
22	24	2009/10/23	EE		Change X2401 form 82.30001.691 to 82.30001.861.	SB

CFD DIS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change List-EE 01

Size

Document Number

Custom

Vostro Calpella

Rev

-1

Date

Thursday, February 04, 2010

Sheet

92

of

95

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
23	70	2009/10/20	EE		Change Debug board connector to 20.D0183.110.	SB
24	74	2009/10/20	EE		Change DGPU_SELECT# level shift circuit to dual MOS.	SB
25	76	2009/10/20	EE		Dummy connector TPM1 and resistor R2112.	SB
26	37,78	2009/10/20	EE		Removed CAPA_RST# from Capacity board..	SB
27	9,42 ,50	2009/10/21	EE		Add Intel S3 power reduction circuit.	SB
28	7	2009/10/21	EE		Removed RN701,RN702,RN703,RN704 for ICS,Silego has integrated 33ohm series resistors.	SB
29	9	2009/10/21	EE		Change RN907 to 1K ohm for update component.	SB
30	80,81	2009/10/23	EE		Change L8005 and L8110 to 68.00143.221. For +1.05V_GFX_PCIE drop over SPEC.	SB
31	7,9 20,22 23,24 25,26 27,30 37,57 73,81	2009/12/04	EE		Change 0 ohm to short pad. R708,R709,RN901,RN903,RN906,R2011,R2207,R2219 R2220,RN2311,RN2305,RN2310,R2417,R2506,R2602 R2609,R2601,R2605R2606,R2707,R3002,L3001,L3002 L3003,R3755,R3735,R5708,R5703,R5707,R5706,R5702 R5705,R5711,R5712,R7301,R8135,R8136	SC
32	23	2009/12/06	EE		Remove R3017 and R3019.	SC
33	37	2009/11/14	EE		Change board ID to SC.	SC
34	37	2009/12/06	EE		Add MUX for PANEL_BKEN.	SC
35	44	2009/12/06	ME		Change BAT1 to 20.81180.009.	SC
36	60	2009/12/07	ME		Change speaker pin define for ME request.	SC
37	77	2009/12/02	ME		Change CON6 to 20.K0426.040.	SC
38	79	2009/12/06	ME		Change BOSS3 and BOSS5 to 34.4CK01.201.	SC
39	80	2009/12/06	EE		Delete C8067.	SC

CFD DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change List-EE 02

Size

Document Number

Custom

Vostro Calpella

Rev

-1

Date:

Thursday, February 04, 2010

Sheet

93

of

95

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
40	9,22 24,27 37,62	2010/01/04	EE		Change 0 ohm to short pad. R908,R2121,R2211,R2212,R2213,R2413,R2414,R2415,R2708,R3719,R6205,R6204,R6206,	-1
41	21	2010/01/04	EE		Change camera usb port 11 to port 6 Remove USB Port 9 TP(TP2131,TP2132)	-1
42	37	2010/01/06	EE		reserve Reset IC(U3704) and DUMMY	-1
43	78	2010/01/06	EE		Add 0 ohm (R7803)	-1
44	21,22 37,78	2010/01/06	EE		Change 0 ohm to short pad. R2116,R2210,R3702,R7801,R7802	-1
45	63	2010/01/06	EE		U6301 DUMMY	-1
46	78	2010/01/06	EE		Del EL7801	-1
47	20	2010/01/06	EE		DEL R2012 ` R2013 ` R2014 For PCH SIDE	-1
48	63,64	2010/01/06	EE		Change 0 ohm to short pad. R6306,R6301,R6304,R6310,R6311,R6312,R6406,R6405	-1
49	63,73	2010/01/06	EE		Del TR6301,TR6302,TR6303,L6401 and R6302,R6303,R6308,R6309,R7303,R7302	-1
50	21	2010/01/06	EE		Remove USB Port 11TP (TP2129,TP2130)	-1
51	59	2010/01/07	EE		Change SMD TYPE(62.10065.B81) to DIP TYPE(22.10300.971) for SATA HDD Connector	-1
52	45,46 47,50 53,87	2010/01/07	EE		Change 0 ohm to short pad. PR4505,PR4509,PR4510,PR4515,PR4522,PR4524,PR4530,PR4531,PR4532,PR4533 PR4616,PR4619,PR4620,PR4736~PR4746,PR4748,PR4750,PR4752,PR4768,PR4794 PR5002,PR5015,PR5302,PR5303,PR5304,PR5305,PR5307,PR5308,PR5309,PR5310,PR5331,PR5332,PR5333,PR8711,R6	-1
53	62,24 37	2010/01/07	EE		Change Short Pad to 0 ohm R6206,R2413,R2414,R2415 Change 0 ohm to Short Pad R3755,R3735	-1
54	59	2010/01/11	EE		change 2.2k ohm to short pad (PR5102) and add PR5106 to GND	-1
						-1
39	80	2009/12/06	EE		Delete C8067.	SC

CFD DIS

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change List-EE 03

Size

Document Number

Rev

Custom

Vostro Calpella

-1

Date

Thursday, February 04, 2010

Sheet

94

of

95

[illegible]